Cart New Account Login

HomeAbout usProductsSupportForumsBlogCustomer Service
   Home P&E Customer Support FAQs - Frequently Asked Questions FAQ ID # 222
FAQ ID # 222
I am having sporadic failures trying to debug my Kinetis microprocessor with a USB-ML-Universal hardware interface due to some ringing on CLK line. What can be done to address this issue?
On some Kinetis board designs a few cases were reported of sporadic communication issues due to the ringing and signal overshoot on SWDCLK clock line. This issue will be addressed on all USB-ML-UNIVERSAL multilinks starting with October, 2015 build and then moving forward. To modify the Multilink Universal to improve the SWDCLK termination, our recommendation is to replace the R30 resistor with: RES 47 OHM 1/10W 5% 0603 SMD
Related Downloads
Architectures Categories Products
General / Miscellaneous, Interface Hardware/Cable, Debugger, Flash Programming Software, Development Kit / Package USB-ML-UNIVERSAL
Please rate this FAQ to help us improve our support
0 means "not helpful"
10 means "very helpful"
0 1 2 3 4 5 6 7 8 9 10

© 2018 P&E Microcomputer Systems Inc.
Website Terms of Use and Sales Agreement